Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for VFET top source/drain epitaxy

Techniques for VFET top source/drain epitaxy

US Patent 10680064 · Granted Jun 9, 2020

Estimated economic value: $2,264,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked vertical transport field effect transistor with anchors2025
Semiconductor passive device integration for silicon-on-insulator substrate2025
TSV and backside power distribution structure2025
Vertically stacked FET with strained channel2025
Read-only memory for chip security that is MOSFET process compatible2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025
Nanowire source/drain formation for nanosheet device2025
Local enlarged via-to-backside power rail2025
Skip-level TSV with hybrid dielectric scheme for backside power delivery2025
Dual structured buried rail2025
Method and structure of forming independent contact for staggered CFET2025