Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interface from null convention logic to synchronous memory

Interface from null convention logic to synchronous memory

US Patent 10642759 · Granted May 5, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computer architecture with disaggregated memory and high-bandwidth communication2025
System and method for serialized communication2025
Computer architecture with disaggregated memory and high-bandwidth communication2024
Computer architecture with disaggregated memory and high-bandwidth communication2024
Self-timed processors implemented with multi-rail null convention logic and unat2021
Self-timed processors implemented with multi-rail null convention logic and unat2021
Self-timed processors implemented with multi-rail null convention logic and unat2021
Dual-rail delay insensitive asynchronous logic processor with single-rail scan s2019
Dual-rail delay insensitive asynchronous logic processor with single-rail scan s2019
Self-timed processors implemented with multi-rail null convention logic and unat2019
Self-timed processors implemented with multi-rail null convention logic and unat2019
Self-timed processors implemented with multi-rail null convention logic and unat2019