Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-timed processors implemented with multi-rail null convention logic and unate gates

Self-timed processors implemented with multi-rail null convention logic and unate gates

US Patent 10205453 · Granted Feb 12, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic bitscan for non-volatile memory2025
Computer architecture with disaggregated memory and high-bandwidth communication2025
Computer architecture with disaggregated memory and high-bandwidth communication2025
Simultaneous lower tail verify with upper tail verify2025
Computing device and computing system2025
Clock circuits, computing chips, hash boards and data processing devices2025
System and method for serialized communication2025
Word line layer dependent stress and screen voltage2025
Pipeline clock driving circuit, computing chip, hashboard and computing device2024
Computer architecture with disaggregated memory and high-bandwidth communication2024
Computer architecture with disaggregated memory and high-bandwidth communication2024
Computer architecture with disaggregated memory and high-bandwidth communication2024