Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stream FIFO insertion in a compilation flow for a heterogeneous multi-core architecture

Stream FIFO insertion in a compilation flow for a heterogeneous multi-core architecture

US Patent 10628622 · Granted Apr 21, 2020

Estimated economic value: $30,775,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Implementing data flows of an application across a memory hierarchy of a data pr2024
Modeling and compiling tensor processing applications for a computing platform u2024
Method for mitigating memory access conflicts in a multi-core graph compiler2024
Control and reconfiguration of data flow graphs on heterogeneous computing platf2023
Hardware-software design flow with high-level synthesis for heterogeneous and pr2023
Packet identification (ID) assignment for routing network2023
Implementing an application specified as a data flow graph in an array of data p2022
Control and reconfiguration of data flow graphs on heterogeneous computing platf2022
Dataflow graph programming environment for a heterogenous processing system2021
Hardware-software design flow with high-level synthesis for heterogeneous and pr2021
Routing in a compilation flow for a heterogeneous multi-core architecture2021
Constraints for applications in a heterogeneous programming environment2021