Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Modified floating gate and dielectric layer geometry in 3D memory arrays

Modified floating gate and dielectric layer geometry in 3D memory arrays

US Patent 10622450 · Granted Apr 14, 2020

Estimated economic value: $33,667,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metal hybrid charge storage structure for memory2025
Metal hybrid charge storage structure for memory2025
3D NAND with inter-wordline airgap2025
3D NAND with inter-wordline airgap2025
Stack of horizontally extending and vertically overlapping features, methods of 2025
Apparatus and methods including source gates2024
Weak erase pulse2024
Block-to-block isolation and deep contact using pillars in a memory array2024
Block-to-block isolation and deep contact using pillars in a memory array2024
Integrated structures and methods of forming vertically-stacked memory cells2024
Method and apparatus to mitigate hot electron read disturbs in 3D nand devices2024
Overcoming error correction coding mis-corrects in non-volatile memory2024