Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High bandwidth routing for die to die interposer and on-chip applications

High bandwidth routing for die to die interposer and on-chip applications

US Patent 10566286 · Granted Feb 18, 2020

Estimated economic value: $93,096,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-performance, high-capacity memory modules and systems2025
3D system and wafer reconstitution with mid-layer interposer2025
Thermally enhanced chip-on-wafer or wafer-on-wafer bonding2025
Interconnecting a plurality of dies having spare input/output circuit2025
Seal ring designs supporting efficient die to die routing2025
Reflection cancellation for single-ended signaling2025
Wafer reconstitution and die-stitching2025
Structure and method for sealing a silicon IC2025
Scalable large system based on organic interconnect2025
Decoupling device using stored charge reverse recovery2024
High density 3D interconnect configuration2024
Folded memory modules2024