Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device with multiple memory arrays to facilitate in-memory computation

Memory device with multiple memory arrays to facilitate in-memory computation

US Patent 10565138 · Granted Feb 18, 2020

Estimated economic value: $23,634,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ferroelectrically modulated spin orbit logic device2025
Nanowire transistor fabrication with hardmask layers2025
Doped polar layers and semiconductor device incorporating same2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Asynchronous carry-ripple adder with majority or minority gates2025
Asynchronous carry-ripple adder with majority or minority gates2025
Differentially programmable magnetic tunnel junction device and system including2025
Punch-through interconnect feature to couple upper electrodes of capacitors of m2025
Perovskite-based magnetoelectric spin-orbit logic devices2025
Perovskite-based magnetoelectric spin-orbit logic devices2025
Integrating embedded memory with logic interconnects2025
Integrating embedded memory with logic interconnects2025