Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tailoring timing offsets during a programming pulse for a memory device

Tailoring timing offsets during a programming pulse for a memory device

US Patent 10553286 · Granted Feb 4, 2020

Estimated economic value: $21,361,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable resistivity for lines in a memory device2024
Techniques for anonymous rate limiting for services2024
Apparatuses and methods for concurrently accessing multiple partitions of a non-2023
Modified write voltage for memory devices2023
Configurable resistivity for lines in a memory device2022
Apparatuses and methods for concurrently accessing multiple partitions of a non-2022
Intelligent directives for user interface interactions2022
Modified write voltage for memory devices2021
Non volatile cross point memory having word line pass transistor with multiple a2021
Dual demarcation voltage sensing before writes2021
Set technique for phase change memory2021
Tailoring current magnitude and duration during a programming pulse for a memory2020