Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for stress reduction in semiconductor package via carrier

Method for stress reduction in semiconductor package via carrier

US Patent 10548230 · Granted Jan 28, 2020

Estimated economic value: $25,254,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Shape processes, feedstock materials, conductive materials and/or assemblies2025
High speed shear-assisted extrusion2025
Apparatuses including interconnect structures including dielectric material surr2025
Devices and methods for performing shear-assisted extrusion and extrusion proces2025
Memory arrays comprising strings of memory cells and methods used in forming a m2025
Integrated assemblies and methods of forming integrated assemblies2025
Devices and methods for performing shear-assisted extrusion and extrusion proces2025
Integrated assemblies and methods of forming integrated assemblies2024
Semiconductor device assembly with surface-mount die support structures2024
Methods and systems for manufacturing semiconductor devices2024
Apparatuses including a conductive contact including a dielectric material surro2024
Waveguides with high index materials and methods of fabrication thereof2024