Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scaled TFET transistor formed using nanowire with surface termination

Scaled TFET transistor formed using nanowire with surface termination

US Patent 10535770 · Granted Jan 14, 2020

Estimated economic value: $30,813,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ferroelectrically modulated spin orbit logic device2025
Nanowire transistor fabrication with hardmask layers2025
Capacitor with dual dielectric layers2025
Asynchronous carry-ripple adder with majority or minority gates2025
Differentially programmable magnetic tunnel junction device and system including2025
Perovskite-based magnetoelectric spin-orbit logic devices2025
Three-dimensional nanoribbon-based hysteretic memory2025
Magnetoelectric spin-orbit device with in-plane and perpendicular magnetic layer2025
Ripple carry adder with ferroelectric or paraelectric wide-input minority or maj2025
Piezo-resistive resonator device having drive and sense transistors with wells o2025
Diode connected non-linear input capacitors based majority gate2025
Non-linear polar material based low power multiplier with transmission-gate base2025