Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-layer solder resists for semiconductor device package surfaces and methods of assembling same

Multi-layer solder resists for semiconductor device package surfaces and methods of assembling same

US Patent 10535590 · Granted Jan 14, 2020

Estimated economic value: $30,813,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device and method of very high density routing used with embedded multi-die inte2024
Device and method of very high density routing used with embedded multi-die inte2024
Dual trace thickness for single layer routing2023
Device and method of very high density routing used with embedded multi-die inte2022
Magnetic bilayer structure for a cored or coreless semiconductor package2022
Bi-layer prepreg for reduced dielectric thickness2022
Plated through hole socketing coupled to a solder ball to engage with a pin2020
Multi-packaging for single-socketing2020