Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming high-voltage silicon-on-insulator device with diode connection to handle layer

Method of forming high-voltage silicon-on-insulator device with diode connection to handle layer

US Patent 10522388 · Granted Dec 31, 2019

Estimated economic value: $20,638,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi voltage-domain electro static discharge (ESD) power clamp2025
Process for laminating graphene-coated printed circuit boards2024
Process for laminating conductive-lubricant coated metals for printed circuit bo2024
Apparatus of a metal-oxide-semiconductor (MOS) transistor including a multi-spli2019
Semiconductor die with a metal via2017
LDMOS device having a low angle sloped oxide2017
Double-resurf LDMOS with drift and PSURF implants self-aligned to a stacked gate2017
Deep silicon via as a drain sinker in integrated vertical DMOS transistor2017
Die including a high voltage capacitor2017
Double-resurf LDMOS with drift and PSURF implants self-aligned to a stacked gate2016
Die including a Schottky diode2016
Floating gate NVM with low-moisture-content oxide cap layer2016