Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device including concurrent suspend states for different operations

Memory device including concurrent suspend states for different operations

US Patent 10514862 · Granted Dec 24, 2019

Estimated economic value: $42,360,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced IO interface for plc program and program-suspend-resume operations2025
Configuration of a memory device for programming memory cells2025
Express status operation for storage devices with independent planes and plane g2025
Lean command sequence for multi-plane read operations2025
Solid state drive with multiplexed internal channel access during program data t2025
Method and apparatus to reduce memory in a NAND flash device to store page relat2025
Independent multi-page read operation enhancement technology2025
Smart prologue for nonvolatile memory program operation2025
Dynamic program caching2025
Dynamic gate steps for last-level programming to improve write performance2025
Skip program verify for dynamic start voltage sampling2025
Method and apparatus to improve read latency of a multi-threshold level cell blo2024