Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Patterned die pad for packaged vertical semiconductor devices

Patterned die pad for packaged vertical semiconductor devices

US Patent 10497643 · Granted Dec 3, 2019

Estimated economic value: $29,401,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit package having enhanced thermal dissipation structure2025
Integrated circuit package having enhanced thermal dissipation structure2025
Wire bond damage detector including a detection bond pad over a first and a seco2024
High current packages with reduced solder layer count2024
IC having a metal ring thereon for stress reduction2024
High current packages with reduced solder layer count2023
Packaged multichip module with conductive connectors2022
Packaged multichip module with conductive connectors2022
Wire bond damage detector including a detection bond pad over a first and a seco2022
Spot-solderable leads for semiconductor device packages2022
IC having a metal ring thereon for stress reduction2022
Semiconductor package with filler particles in a mold compound2021