Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and layout of an integrated circuit

US Patent 10402529 · Granted Sep 3, 2019

Estimated economic value: $11,774,000

Assignee

Inventors

View full patent text on Google Patents →