Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integration of strained silicon germanium PFET device and silicon NFET device for finFET structures

Integration of strained silicon germanium PFET device and silicon NFET device for finFET structures

US Patent 10396185 · Granted Aug 27, 2019

Estimated economic value: $1,335,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Liner-less via contact2025
Semiconductor device having hybrid middle of line contacts2025
Multi-VT solution for replacement metal gate bonded stacked FET2025
Cerium-tin-based composite oxide catalyst for catalyzing purification of nitroge2025
Method and structure of forming independent contact for staggered CFET2025
SRAM with staggered stacked FET2025
Semiconductor device with power via2025
Co-integrating gate-all-around nanosheet transistors and comb-nanosheet transist2025
Method of making a semiconductor device using a dummy gate2025
Stacked FETS including devices with thick gate oxide2025
Stacked FETS including devices with thick gate oxide2025
Wearable device for monitoring bodily fluids2025