Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Thin low defect relaxed silicon germanium layers on bulk silicon substrates

Thin low defect relaxed silicon germanium layers on bulk silicon substrates

US Patent 10396165 · Granted Aug 27, 2019

Estimated economic value: $1,335,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dielectric tuning of negative capacitance in dual channel field effect transisto2025
Vertically stacked cascode bipolar junction transistor (BJT) pair sensor2025
Stacked complementary field effect transistors2025
Power distribution network with backside power rail2025
Power distribution network with backside power rail2025
Tunnel field effect transistor devices2025
Forksheet transistor with dual depth late cell boundary cut2025
Hybrid stacked field effect transistors2025
Gate induced drain leakage reduction in FinFETs2025
Textured cobalt aluminum/magnesium-aluminum-oxide pedestal for memory devices2025
Semiconductor device with void under source/drain region for backside contact2025
Magnetoresistive random-access memory with top and bottom electrodes deposited i2025