Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Model order reduction in transistor level timing

Model order reduction in transistor level timing

US Patent 10394986 · Granted Aug 27, 2019

Estimated economic value: $1,335,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scaffold comprising surface hyperboloid structure, methods for fabrication and u2025
On list construction of coded information of inter prediction2025
Method and apparatus for signaling for compound inter prediction modes2025
Method and apparatus for motion vector coding2025
Directional nearest neighbor prediction mode2025
Template matching for multiple reference line intra prediction2025
Model parameter derivation for prediction modes based on least mean square optim2025
Systems and methods for determining chroma samples in an intra prediction mode o2025
Systems and methods for warp sample selection and grouping2025
Intra interpolation filter for multi-line intra prediction2025
Mapping wide angle modes to intra prediction modes for a partition of a coding b2025
Cross-component residual prediction by using residual template2025