Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › In-die transistor characterization in an IC

In-die transistor characterization in an IC

US Patent 10379155 · Granted Aug 13, 2019

Estimated economic value: $62,590,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit (IC) structure protection scheme2024
Single event upset tolerant memory device2024
Single event upset tolerant memory device2024
Interwafer connection structure for coupling wafers in a wafer stack2024
Root monitoring on an FPGA using satellite ADCs2023
Wafer testing and structures for wafer testing2023
Runtime measurement of process variations and supply voltage characteristics2023
Runtime measurement of process variations and supply voltage characteristics2023
Runtime measurement of process variations and supply voltage characteristics2023
Stacked silicon package assembly having vertical thermal management2022
Stacked silicon package assembly having thermal management2022
Multifunction display port2022