Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programming dummy memory cells in erase operation to reduce threshold voltage downshift for select gate transistors

Programming dummy memory cells in erase operation to reduce threshold voltage downshift for select gate transistors

US Patent 10373697 · Granted Aug 6, 2019

Estimated economic value: $64,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Out-of-order programming of first wordline in a physical unit of a memory device2025
Operation method for memory device2025
Adaptive sensing time for memory operations2025
Corrective reads with improved recovery from data retention loss2025
Low stress refresh erase in a memory device2025
Package device2025
Source bias temperature compensation for read and program verify operations on a2025
Memory read operation using a voltage pattern based on a read command type2025
Memory systems with flexible erase suspend-resume operations, and associated sys2025
Enhanced gradient seeding scheme during a program operation in a memory sub-syst2025
Joint and connector including the same2025
Selective increase and decrease to pass voltages for programming a memory device2025