Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Adjusting instruction delays to the latch path in DDR5 DRAM

Adjusting instruction delays to the latch path in DDR5 DRAM

US Patent 10360959 · Granted Jul 23, 2019

Estimated economic value: $19,090,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Resistance welding electrodes, methods of welding flanges therewith, and vehicle2025
Methods for inspection of press-hardening steel surfaces prior to spot-welding f2025
Divided clock transmission in a three-dimensional stacked memory device2024
Access command delay using delay locked loop (DLL) circuitry2024
Apparatuses and methods for tracking victim rows2024
Apparatuses and methods for access based refresh timing2024
Retraining a conversation system based on negative feedback2024
Apparatuses, systems, and methods for determining extremum numerical values2023
Steel workpiece comprising an alloy substrate and a coating, and a method of spo2023
Memory device with a clocking mechanism2023
Redundant through-silicon vias2023
Apparatuses and methods for monitoring word line accesses2023