Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to enable multiple masters to operate in a single master bus architecture

Method and apparatus to enable multiple masters to operate in a single master bus architecture

US Patent 10353837 · Granted Jul 16, 2019

Estimated economic value: $12,534,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Asynchronous double data-lane DDR (ADL-DDR)2025
Time actuated triggers for a radio frequency front end2025
Modified Manchester encoding for ultra-low power interfaces2025
Bus interrupt debounce on a one-wire bidirectional bus2025
Automatic clock rate synchronization for 1-wire radio frequency front-end interf2025
Mode switch for link-based and application-based security operations2025
Error handling for a mixed mode RFFE bus2025
Independent addressing of one-wire and two-wire devices on a shared RFFE bus int2024
Interrupt management on a one-wire bidirectional bus2024
Variable stride counting for timed-triggers in a radio frequency front end (RFFE2024
Sideband signaling in universal serial bus (USB) type-C communication links2024
Latency and power efficient clock and data recovery in a high-speed one-wire bid2024