{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Alignment key design rule check for correct placement of abutting cells in an integrated circuit", "item": "https://www.patentleaderboard.com/patent/10311201"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Alignment key design rule check for correct placement of abutting cells in an integrated circuit

Alignment key design rule check for correct placement of abutting cells in an integrated circuit

US Patent 10311201 · Granted Jun 4, 2019

Estimated economic value: $35,371,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

IC structure for connected capacitances and method of forming same2025
IC structure for connected capacitances and method of forming same2025
Semiconductor structure including sectioned well region2024
Eight-transistor static random access memory cell2022
Extended-drain field-effect transistors including a floating gate2021
IC product with a novel bit cell design and a memory array comprising such bit c2021
IC product with a novel bit cell design and a memory array comprising such bit c2021
Well contact cell with doped tap region separated from active region, and method2021
High-voltage transistor device with thick gate insulation layers2020
Deep fence isolation for logic cells2020
Dual-depth STI cavity extension and method of production thereof2020
FinFET SRAM layout and method of making the same2019