Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system to mitigate large power load steps due to intermittent execution in a computation system

Method and system to mitigate large power load steps due to intermittent execution in a computation system

US Patent 10303230 · Granted May 28, 2019

Estimated economic value: $25,795,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Registration system, registration method, and registration program2025
Test system2025
Embedded processor architecture with shared memory with design under test2024
Embedded processor architecture with shared memory with design under test2024
Conversion device, conversion method, and conversion program2024
Emulation system supporting representation of four-state signals2024
Emulation system supporting representation of four-state signals2024
Detection device and detection method2024
Imparting device, imparting method, and imparting program2024
Communication system and method of verifying continuity2023
Estimation method, estimation device, and estimation program2023
System interconnect architecture using dynamic bitwise switch and low-latency in2023