Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read from memory instructions, processors, methods, and systems, that do not take exception on defective data

Read from memory instructions, processors, methods, and systems, that do not take exception on defective data

US Patent 10296416 · Granted May 21, 2019

Estimated economic value: $20,944,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and methods for Input/Output device emulation2025
Scalable access control checking for cross-address-space data movement2025
PASID granularity resource control for IOMMU2025
Security hardened processing device2025
User-level interprocessor interrupts2025
Sharing memory and I/O services between nodes2025
Firmware first handling of a machine check event2025
Decoupling silicon initialization and bootloader by providing silicon initializa2025
Adaptive internal error scrubbing and error handling2025
Network interface for data transport in heterogeneous computing environments2025
Unified address translation for virtualization of input/output devices2025
Tamper detection and prevention in computer systems having one-time programmable2025