Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hybrid double patterning method for semiconductor manufacture

Hybrid double patterning method for semiconductor manufacture

US Patent 10276394 · Granted Apr 30, 2019

Estimated economic value: $1,428,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for integrated circuit design and fabrication2025
Methods for integrated circuit design and fabrication2025
Tool mismatch reduction using aberration map of the tools2025
Method of fabricating semiconductor device with reduced trench distortions2025
Method and system to introduce bright field imaging at stitching area of high-NA2025
Circuit board module and release component2025
System and method for selecting photolithography processes2025
Integrated circuit and method of manufacturing same2025
Integrated circuit and method of manufacturing same2025
Pattern fidelity enhancement2025
Semiconductor device including source/drain contact having height below gate sta2025
Semiconductor device including source/drain contact having height below gate sta2025