Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power savings method in a clock mesh-based design through a smart decloning technique

Power savings method in a clock mesh-based design through a smart decloning technique

US Patent 10248750 · Granted Apr 2, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mechanism for facilitating dynamic storage management for mobile computing devic2022
Context-aware privacy meter2019
Method and apparatus for scan chain reordering and optimization in physical impl2019
Test mode isolation and power reduction in embedded core-based digital systems o2019
Intelligent cell swapping based on ceiling determination, floor determination, a2018
Low power minimal disruptive method to implement large quantity push and pull us2017
Low power minimal disruptive method to implement large quantity push and pull us2017
Dual supply memory2017
Efficient skew scheduling methodology for performance and low power of a clock-m2017
Integrated circuit with a programmable delay and a method thereof2010
Dynamic network security apparatus and methods or network processors2009
Method to provide high availability in network elements using distributed archit2008