Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test mode isolation and power reduction in embedded core-based digital systems of integrated circuits (ICs) with multiple power domains

Test mode isolation and power reduction in embedded core-based digital systems of integrated circuits (ICs) with multiple power domains

US Patent 10310013 · Granted Jun 4, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for scan chain reordering and optimization in physical impl2019
Method and apparatus for scan chain reordering and optimization in physical impl2019
Power savings method in a clock mesh-based design through a smart decloning tech2019