Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generation of network-on-chip layout based on user specified topological constraints

Generation of network-on-chip layout based on user specified topological constraints

US Patent 10218581 · Granted Feb 26, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Built-in self-test for network on chip fabric2025
Application mapping on hardened network-on-chip (NoC) of field-programmable gate2025
Flexible on-die fabric interface2024
Flexible on-die fabric interface2023
System on chip (SoC) builder2021
System on chip (SoC) builder2021
Application mapping on hardened network-on-chip (NoC) of field-programmable gate2021
Repository of integration description of hardware intellectual property for NoC 2021
Repository of integration description of hardware intellectual property for NoC 2021
Interface virtualization and fast path for Network on Chip2020
Interface virtualization and fast path for network on chip2020
Systems and methods for facilitating low power on a network-on-chip2020