Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods, apparatus, and system for reducing step height difference in semiconductor devices

Methods, apparatus, and system for reducing step height difference in semiconductor devices

US Patent 10204797 · Granted Feb 12, 2019

Estimated economic value: $47,992,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Selective recessing to form a fully aligned via2024
Structure and method for random code generation2024
Selective recessing to form a fully aligned via2023
Single diffusion cut for gate structures2023
Gap fill void and connection structures2023
IC product comprising a novel insulating gate separation structure for transisto2022
IC product comprising a novel insulating gate separation structure for transisto2022
Selective recessing to form a fully aligned via2022
Single diffusion cut for gate structures2021
Semiconductor device with reduced gate height budget2021
Field-effect transistors with diffusion blocking spacer sections2021
Forming interconnect without gate cut isolation blocking opening formation2021