{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Multi-layer inter-gate dielectric structure and method of manufacturing thereof", "item": "https://www.patentleaderboard.com/patent/10192747"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-layer inter-gate dielectric structure and method of manufacturing thereof

Multi-layer inter-gate dielectric structure and method of manufacturing thereof

US Patent 10192747 · Granted Jan 29, 2019

Estimated economic value: $6,601,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of spacer formation with straight sidewall of memory cells2025
Method of forming high-voltage transistor with thin gate poly2024
Method of forming high-voltage transistor with thin gate poly2023
Split gate charge trapping memory cells having different select gate and memory 2022
Split gate charge trapping memory cells having different select gate and memory 2022
Memory first process flow and device2022
Memory first process flow and device2022
Tilted implant for poly resistors2022
Suppression of program disturb with bit line and select gate voltage regulation2021
NAND memory cell string having a stacked select gate structure and process for f2021
Varied silicon richness silicon nitride formation2021
Charge trapping split gate device and method of fabricating same2021