Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Node interconnect architecture to implement high-performance supercomputer

Node interconnect architecture to implement high-performance supercomputer

US Patent 10169288 · Granted Jan 1, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fluidic cavities for on-chip layering and sealing of separation arrays2024
Co-packaged optical module2024
Optical sensor system for quantitative colorimetric liquid analysis2023
Method and apparatus of processor wafer bonding for wafer-scale integrated super2023
Fluidic cavities for on-chip layering and sealing of separation arrays2023
Wafer scale supercomputer2022
Wafer scale supercomputer2022
Accurate colorimetric based test strip reader system2022
Analysis apparatus with spectrometer2022
Imaging multiple chemical reactions in a flow cell array2022
Imaging multiple chemical reactions in a flow cell array2022
Imaging multiple chemical reactions in a flow cell array2022