Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test architecture having multiple FPGA based hardware accelerator blocks for testing multiple DUTs independently

Test architecture having multiple FPGA based hardware accelerator blocks for testing multiple DUTs independently

US Patent 10162007 · Granted Dec 25, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-reset testing systems and methods2025
Software and firmware support for device interface board configured to allow dev2025
Universal test interface systems and methods2024
Automated test equipment with hardware accelerator2024
Software directed firmware acceleration2024
Camera systems for vehicles2024
Device interface board supporting devices with multiple different standards to i2024
Test equipment diagnostics systems and methods2023
Enhanced loopback diagnostic systems and methods2023
Test system and method2021
Method and system for acquisition of test data2021
Test architecture with an FPGA based test board to simulate a DUT or end-point2021