Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple register memory access instructions, processors, methods, and systems

Multiple register memory access instructions, processors, methods, and systems

US Patent 10153012 · Granted Dec 11, 2018

Estimated economic value: $24,515,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems for performing instructions to quickly convert and use tiles as 1D vecto2025
De-prioritizing speculative code lines in on-chip caches2025
Mechanism for instruction fusion2025
Performing instruction fetch pipeline synchronization (IFPS) in processor-based 2025
Mitigation of return stack buffer side channel attacks in a processor2025
Systems, methods, and apparatuses for dot production operations2025
Systems and methods to store a tile register pair to memory2025
Systems, methods, and apparatuses for matrix operations2025
Systems, methods, and apparatus for tile configuration2025
Systems for performing instructions to quickly convert and use tiles as 1D vecto2025
Systems, methods, and apparatuses for matrix add, subtract, and multiply2025
Systems and methods to load a tile register pair2025