{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Techniques for achieving multiple transistor fin dimensions on a single die", "item": "https://www.patentleaderboard.com/patent/10141311"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for achieving multiple transistor fin dimensions on a single die

Techniques for achieving multiple transistor fin dimensions on a single die

US Patent 10141311 · Granted Nov 27, 2018

Estimated economic value: $28,030,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Package architecture of photonic system with vertically stacked dies having plan2025
Gate-all-around integrated circuit structures having underlying dopant-diffusion2025
Gate-all-around integrated circuit structures having underlying dopant-diffusion2025
Source or drain structures with relatively high germanium content2025
Integrated circuit devices with angled transistors formed based on angled wafers2025
Integrated circuit structures having ultra-high conductivity global routing2025
Staircase-based metal-insulator-metal (MIM) capacitors2025
Reduced contact resistivity with PMOS germanium and silicon doped with boron gat2025
Co-deposition of titanium and silicon for improved silicon germanium source and 2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Co-integrated gallium nitride (GaN) and complementary metal oxide semiconductor 2025
Low germanium, high boron silicon rich capping layer for PMOS contact resistance2025