Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of conditioning an etch chamber for contaminant free etching of a semiconductor device

Method of conditioning an etch chamber for contaminant free etching of a semiconductor device

US Patent 10128133 · Granted Nov 13, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Group III nitride-based transistor device2024
Type III-V semiconductor device with improved leakage2023
Group III nitride-based transistor device and method of fabricating a gate struc2022
High-electron-mobility transistor having a buried field plate2021
Semiconductor device with cell trench structures and recessed contacts and metho2020
Semiconductor device2020
Method of forming a vertical potential short in a periphery region of a III-nitr2019
Semiconductor wafer and method2019
Semiconductor device2019
Semiconductor probe test card with integrated hall measurement features2018
Non-planar normally off compound semiconductor device2018
Vertical potential short in the periphery region of a III-nitride stack for prev2018