Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a vertical potential short in a periphery region of a III-nitride stack for preventing lateral leakage

Method of forming a vertical potential short in a periphery region of a III-nitride stack for preventing lateral leakage

US Patent 10304923 · Granted May 28, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit and bipolar transistor2025
Water and ion barrier for III-V semiconductor devices2025
Electronic circuit with a transistor device and a clamp circuit and method2025
Electronic circuit with a transistor device and a clamp circuit and method2025
High electron mobility transistor with doped semiconductor region in gate struct2025
Type III-V semiconductor device with structured passivation2025
Group III nitride-based transistor device2024
Group III nitride-based transistor device2024
Semiconductor device having a lateral transistor device and an inverter that inc2024
High electron mobility transistor with doped semiconductor region in gate struct2024
Semiconductor device having a bidirectional switch and discharge circuit2024
Enhancement mode transistor device2023