Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Round for reround mode in a decimal floating point instruction

Round for reround mode in a decimal floating point instruction

US Patent 10127014 · Granted Nov 13, 2018

Estimated economic value: $2,931,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Virtualization of a central processing unit measurement facility2025
Decimal floating-point instruction in a round-for-reround mode2025
Prepare for shorter precision (round for reround) mode in a decimal floating-poi2023
Vector convert hexadecimal floating point to scaled decimal instruction2023
Vector string search instruction2023
Hexadecimal floating point multiply and add instruction2022
Vector pack and unpack instructions2022
Decimal scale and convert and split to hexadecimal floating point instruction2022
Instruction dispatch routing2022
Compute digital signature authentication sign instruction2022
Indicator-based prioritization of transactions2021
Perform cryptographic computation scalar multiply instruction2021