Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Prepare for shorter precision (round for reround) mode in a decimal floating-point instruction

Prepare for shorter precision (round for reround) mode in a decimal floating-point instruction

US Patent 11698772 · Granted Jul 11, 2023

Estimated economic value: $24,707,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Decimal floating-point instruction in a round-for-reround mode2025
Decimal floating-point instruction in a round-for-reround mode2025
Vector convert hexadecimal floating point to scaled decimal instruction2023
Vector string search instruction2023
Hexadecimal floating point multiply and add instruction2022
Vector pack and unpack instructions2022
Decimal scale and convert and split to hexadecimal floating point instruction2022
Instruction dispatch routing2022
Compute digital signature authentication sign instruction2022
Indicator-based prioritization of transactions2021
Perform cryptographic computation scalar multiply instruction2021
Compute digital signature authentication verify instruction2021