Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Partitioning circuit designs for implementation within multi-die integrated circuits

Partitioning circuit designs for implementation within multi-die integrated circuits

US Patent 10108773 · Granted Oct 23, 2018

Estimated economic value: $18,242,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Resource management2024
Optimizing use of computer resources in implementing circuit designs through mac2024
Resource management2024
Gas cooling-scrubbing apparatus and method2024
Sub-FPGA level compilation platform with adjustable dynamic region for emulation2023
Method and device for calling program module in PLC ladder programming environme2022
Chip transfer substrate, chip transfer device and chip transfer method2022
Message queuing telemetry transport (MQTT) data transmission method, apparatus, 2022
Plastic frame, backlight module and display device2022
Electrical connector with mate assist having feedback2022
Partition wire assignment for routing multi-partition circuit designs2022
Serialization in electronic design automation flows2021