Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Top plate sampling circuit including input-dependent dual clock boost circuits

Top plate sampling circuit including input-dependent dual clock boost circuits

US Patent 10084466 · Granted Sep 25, 2018

Estimated economic value: $32,606,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analog-to-digital converter (ADC) having linearization circuit with reconfigurab2025
Methods and apparatus to calibrate analog-to-digital converters2025
Metastability error detection and BER improvement technique in pipelined ADCs2025
Voltage-to-delay converter2025
Pretap equalizable continuous time linear equalizer2025
Pretap equalizable continuous time linear equalizer2025
Noise-shaping of additive dither in analog-to-digital converters2025
Lookup table for non-linear systems2025
Analog-to-digital converter (ADC) having linearization circuit with reconfigurab2024
Methods and apparatus to reduce retimer latency and jitter2024
Calibration scheme for filling lookup table in an ADC2024
Signal transmission system for use with eye diagram monitor2023