Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cycle deterministic functional testing of a chip with asynchronous clock domains

Cycle deterministic functional testing of a chip with asynchronous clock domains

US Patent 10073139 · Granted Sep 11, 2018

Estimated economic value: $39,262,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for migrating CPU state from an inoperable core to a spare core2025
Method for migrating CPU state from an inoperable core to a spare core2023
Method for migrating CPU state from an inoperable core to a spare core2022
Narrow-parallel scan-based device testing2020
Method for migrating CPU state from an inoperable core to a spare core2020
Fault-tolerant cache coherence over a lossy network2019
Fault-tolerant cache coherence over a lossy network2019
High speed functional test vectors in low power test conditions of a digital int2019
Inter-processor bus link and switch chip failure recovery2018
Distributed mechanism for clock and reset control in a microprocessor2018
Drift compensation for a real time clock circuit2017
Method for migrating CPU state from an inoperable core to a spare core2017