Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Nanowire isolation scheme to reduce parasitic capacitance

Nanowire isolation scheme to reduce parasitic capacitance

US Patent 10068970 · Granted Sep 4, 2018

Estimated economic value: $2,923,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertically stacked FET with strained channel2025
Nanowire source/drain formation for nanosheet device2025
Multi-VT solution for replacement metal gate bonded stacked FET2025
Method and structure of forming independent contact for staggered CFET2025
Strain generation and anchoring in gate-all-around field effect transistors2025
Buried power rail with robust connection to a wrap around contact2025
Semiconductor structure with wrapped-around backside contact2025
Semiconductor device with power via2025
Two-dimensional vertical fins2025
Gain cell memory based physically unclonable function2025
Air gap spacer for metal gates2025
Stacked FETS including devices with thick gate oxide2025