Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, system and program product for identifying anomalies in integrated circuit design layouts

Method, system and program product for identifying anomalies in integrated circuit design layouts

US Patent 10055535 · Granted Aug 21, 2018

Estimated economic value: $9,392,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus to implement failure recovery of data2025
System, media, and method for deep learning2024
Systems and methods for idle fuel economy mode2021
Method and system for dimensional uniformity using charged particle beam lithogr2019
Systems and methods for idle fuel economy mode2019
IC layout post-decomposition mask allocation optimization2019
Three-dimensional pattern risk scoring2019
Three-dimensional pattern risk scoring2019
Method of forming a gate contact structure and source/drain contact structure fo2019
Multi-stage pattern recognition in circuit designs2019
Multi-stage pattern recognition in circuit designs2019
Multi-stage pattern recognition in circuit designs2019