Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low defect III-V semiconductor template on porous silicon

Low defect III-V semiconductor template on porous silicon

US Patent 10032870 · Granted Jul 24, 2018

Estimated economic value: $20,009,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertically stacked cascode bipolar junction transistor (BJT) pair sensor2025
Stacked complementary field effect transistors2025
Power distribution network with backside power rail2025
Tunnel field effect transistor devices2025
Forksheet transistor with dual depth late cell boundary cut2025
Hybrid stacked field effect transistors2025
Gate induced drain leakage reduction in FinFETs2025
Textured cobalt aluminum/magnesium-aluminum-oxide pedestal for memory devices2025
Semiconductor device with void under source/drain region for backside contact2025
Epi growth uniformity with source/drain placeholder2025
VTFET with controlled fin height2025
Nanowire source/drain formation for nanosheet device2025