| 10019394 |
Handling interrupts in a multi-processor system |
Michael Alexander Kennedy |
2018-07-10 |
| 9632957 |
Handling interrupts in a multi-processor system |
Michael Alexander Kennedy |
2017-04-25 |
| 9378162 |
Handling and routing interrupts to virtual processors |
Andrew John Turner, Matthew Evans, Gareth James Street Evans, Adam James McNeeney |
2016-06-28 |
| 9330035 |
Method and apparatus for interrupt handling |
Richard Roy Grisenthwaite, Michael Alexander Kennedy, Ian Michael Caulfield |
2016-05-03 |
| 9043522 |
Handling interrupts in a multi-processor system |
Michael Alexander Kennedy |
2015-05-26 |
| 8924615 |
Communication of message signalled interrupts |
Richard Roy Grisenthwaite, Andrew Christopher Rose, Matthew Evans |
2014-12-30 |
| 7290254 |
Combining compilation and instruction set translation |
Lynn A. Comp |
2007-10-30 |
| 7107305 |
Multiply-accumulate (MAC) unit for single-instruction/multiple-data (SIMD) instructions |
Deli Deng, Yuyun Liao, Nigel C. Paver, Steve Strazdus |
2006-09-12 |
| 6986023 |
Conditional execution of coprocessor instruction based on main processor arithmetic flags |
Nigel C. Paver, William T. Maghielse, Wing K. Yu, Jianwei Liu, Kailesh B. Bavaria +6 more |
2006-01-10 |