PN

Pavanish Nirula

AM AMD: 1 patents #5,683 of 9,279Top 65%
📍 San Jose, CA: #22,480 of 32,062 inventorsTop 75%
🗺 California: #247,236 of 386,348 inventorsTop 65%
Overall (All Time): #3,390,035 of 4,157,543Top 85%
1
Patents All Time

Issued Patents All Time

Showing 1–1 of 1 patents

Patent #TitleCo-InventorsDate
7240315 Automated local clock placement for FPGA designs Qiang Wang, Sudip K. Nag, Srinivasan Dasasathyan, James L. Saunders 2007-07-03