| 10768930 |
Processor supporting arithmetic instructions with branch on overflow and methods |
— |
2020-09-08 |
| 10671391 |
Modeless instruction execution with 64/32-bit addressing |
Ranjit J. Rozario |
2020-06-02 |
| 10540179 |
Apparatus and method for bonding branch instruction with architectural delay slot |
Parthiv Pota |
2020-01-21 |
| 10108548 |
Processors and methods for cache sparing stores |
Ranjit J. Rozario, Era K. Nangia, Debasish Chandra |
2018-10-23 |
| 9870225 |
Processor with virtualized instruction set architecture and methods |
— |
2018-01-16 |
| 9740557 |
Pipelined ECC-protected memory access |
Ranjit J. Rozario |
2017-08-22 |
| 9720840 |
Way lookahead |
Parthiv Pota |
2017-08-01 |
| 9235510 |
Processor with kernel mode access to user space virtual addresses |
Sanjay Patel, Chris Dearman |
2016-01-12 |
| 9189412 |
Apparatus and method for operating a processor with an operation cache |
— |
2015-11-17 |
| 8909904 |
Combined byte-permute and bit shift unit |
Jonathan R. Yee-Hang Choy, Debjit Das Sarma |
2014-12-09 |
| 8539397 |
Superscalar register-renaming for a stack-addressed architecture |
Daryl Lieu, Debjit Das Sarma |
2013-09-17 |
| 8082425 |
Reliable execution using compare and transfer instruction on an SMT machine |
Nhon Quach |
2011-12-20 |
| 7836278 |
Three operand instruction extension for X86 architecture |
Michael Frank, Debjit Dassarma |
2010-11-16 |