| 9142938 |
Apparatus and method of establishing optical communication channels between a steerable array of laser emitters and an array of optical detectors |
Terrel Morris, David Fenwick, Richard John Luebs, Duane A. Wegher |
2015-09-22 |
| 7816975 |
Circuit and method for bias voltage generation |
Dacheng Zhou, Daniel Alan Berkram |
2010-10-19 |
| 7719380 |
AC coupling circuit |
Dacheng Zhou |
2010-05-18 |
| 7653108 |
Apparatus and method of establishing optical communication channels between a steerable array of laser emitters and an array of optical detectors |
Terrel Morris, David Fenwick, Richard John Luebs, Duane A. Wegher |
2010-01-26 |
| 7623793 |
System and method of configuring fiber optic communication channels between arrays of emitters and detectors |
Terrel Morris, David Fenwick, Richard John Luebs, Duane A. Wegher |
2009-11-24 |
| 7623783 |
System and method of self-configuring optical communication channels between arrays of emitters and detectors |
Terrel Morris, David Fenwick, Ricahrd John Luebs, Duane A. Wegher |
2009-11-24 |
| 7269321 |
System and method of configuring fiber optic communication channels between arrays of emitters and detectors |
Terrel Morris, David Fenwick, Richard John Luebs, Duane A. Wegher |
2007-09-11 |
| 7229218 |
Apparatus and method of providing an optical connection between PC boards for optical communication |
Terrel Morris, David Fenwick, Richard John Luebs, Duane A. Wegher |
2007-06-12 |
| 5900766 |
Coupling charge compensation device for VLSI circuits |
Samuel D. Naffziger |
1999-05-04 |
| 5875121 |
Register selection system and method |
— |
1999-02-23 |
| 5765209 |
Method and apparatus to eliminate redundant mapping in a TLB utilizing variable sized pages |
— |
1998-06-09 |
| 5689228 |
Parallel magnitude comparison using manchester carry chains |
Paul L. Perez |
1997-11-18 |
| 5434520 |
Clocking systems and methods for pipelined self-timed dynamic logic circuits |
Robert H. Miller |
1995-07-18 |
| 5392423 |
Universal pipeline latch for mousetrap logic circuits |
— |
1995-02-21 |
| 5389835 |
Vector logic method and dynamic mousetrap logic gate for a self-timed monotonic logic progression |
— |
1995-02-14 |
| 5329176 |
Self-timed clocking system and method for self-timed dynamic logic circuits |
Robert H. Miller, Glenn T. Colon-Bonet, Robert J. Martin |
1994-07-12 |
| 5317204 |
Mitigating the adverse effects of charge sharing in dynamic logic circuits |
Robert H. Miller |
1994-05-31 |
| 5299158 |
Memory device with multiple read ports |
Russell W. Mason |
1994-03-29 |
| 5289403 |
Self-timed content addressable memory access mechanism with built-in margin test feature |
— |
1994-02-22 |
| 5208490 |
Functionally complete family of self-timed dynamic logic circuits |
— |
1993-05-04 |