| 11488871 |
Transistor structure with multiple halo implants having epitaxial layer over semiconductor-on-insulator substrate |
— |
2022-11-01 |
| 9768074 |
Transistor structure and fabrication methods with an epitaxial layer over multiple halo implants |
— |
2017-09-19 |
| 9548087 |
Systems and methods of non-volatile memory sensing including selective/differential threshold voltage features |
Hieu Van Tran |
2017-01-17 |
| 9299702 |
Transistor structure and method with an epitaxial layer over multiple halo implants |
— |
2016-03-29 |
| 8693274 |
Systems and methods of non-volatile memory sensing including selective/differential threshold voltage features |
Hieu Van Tran |
2014-04-08 |
| 8385147 |
Systems and methods of non-volatile memory sensing including selective/differential threshold voltage features |
Hieu Van Tran |
2013-02-26 |
| 7709311 |
JFET device with improved off-state leakage current and method of fabrication |
Ashok K. Kapoor |
2010-05-04 |
| 7525136 |
JFET device with virtual source and drain link regions and method of fabrication |
Ashok K. Kapoor |
2009-04-28 |
| 7525138 |
JFET device with improved off-state leakage current and method of fabrication |
Ashok K. Kapoor |
2009-04-28 |
| 6344405 |
Transistors having optimized source-drain structures and methods for making the same |
— |
2002-02-05 |
| 6323520 |
Method for forming channel-region doping profile for semiconductor device |
— |
2001-11-27 |
| 5899714 |
Fabrication of semiconductor structure having two levels of buried regions |
Douglas Robert Farrenkopf, Richard B. Merrill, Kevin E. Brehmer, Kamesh V. Gadepally, Philip John Cacharelis |
1999-05-04 |
| 5889315 |
Semiconductor structure having two levels of buried regions |
Douglas Robert Farrenkopf, Richard B. Merrill, Kevin E. Brehmer, Kamesh V. Gadepally, Philip John Cacharelis |
1999-03-30 |